JRoute: A Run-Time Routing API for FPGA Hardware

نویسنده

  • Eric Keller
چکیده

JRoute is a set of Java classes that provide an application programming interface (API) for routing of Xilinx FPGA devices. The interface allows various levels of control from connecting two routing resources to automated routing of a net with fanout. This API also handles ports, which are useful when designing object oriented macro circuits or cores. Each core can define its own ports, which can then be used in calls to the router. Debug support for circuits is also available. Finally, the routing API has an option to unroute a circuit. Built on JBits, the JRoute API provides access to routing resources in a Xilinx FPGA architecture. Currently the Virtex family is supported.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An FPGA Wire Database for Run-Time Routers

Routing flexibility improves as FPGAs increase in size and density. While advantageous for applications, the routing resource software model requires significant hard disk and memory resources. As a result, run-time routers tend to devise alternate solutions to the flat graph model used by FPGA tools in order to accomodate the limited memory available in run-time systems. JBits, a run-time reco...

متن کامل

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

Design Techniques to Implement Reconfigurable Hardware Watch-Points for Hardware/Software Co-Debugging

Application Development for FPGA based reconfigurable systems includes hardware design, for circuitry to be mapped on FPGAs, and software design for a general-purpose processor. A significant part of the application development for reconfigurable systems is debugging and validation of the hardware and software design. Hardware/software co-debugging and development of techniques for reducing the...

متن کامل

Java Debug Hardware Models using JBits

This paper presents a methodology for extending FPGA bitstreamlevel debug and simulation capabilities, through the inclusion of Java/JBits-based hardware device models. Using the JBits API, behavioral hardware models can be written in Java and used in simulations with the Virtex Device Simulator. Java lends the advantages typically associated with object-oriented design languages to FPGA bitstr...

متن کامل

Secure and Efficient Implementation of Symmetric Encryption Schemes using FPGAs

Reconfigurable computing intends to fill the gap between hardware and software, achieving potentially much higher performance than software, while maintaining a higher level of flexibility than hardware. Reconfigurable devices such as FPGAs contain arrays of computational elements whose functionality is determined through multiple programmable configuration bits. These elements, sometimes known...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000